Imprint lithography has been included on the ITRS lithography roadmap at the 32, 22, and 16 nm nodes.
I. INTRODUCTION
Small feature imprint lithography has existed for several years. The original technique involved the use of a patterned template that is impressed onto a thermoplastic material and, with the combination of heat and pressure, the pattern in the template was transferred to the substrate. Recently the technique has been significantly improved with the development of step and flash imprint lithography ͑S-FIL®͒. 1 This technique involves the deposition of a low viscosity monomer on the substrate, and subsequently lowering a template into the fluid which then flows into the patterns of the template. Following this fill step, the monomer is exposed to UV light to cross-link it and convert it into a solid, and the template is removed leaving the solid pattern on the substrate. 2 The advantages of this development make it uniquely capable for complementary metal-oxide semiconductor ͑CMOS͒ applications.
Critical to the success of the technology is the commercial availability of 1ϫ templates ͑imprint masks͒. Recently, there have been several publications addressing the fabrication of templates with 32 nm and sub-32-nm half pitch dimensions using high resolution Gaussian beam pattern generators. 3, 4 Examples of features imprinted with these templates are shown in Fig. 1 . Several commercial mask shops now accept orders for 1ϫ templates made by Gaussian beam tools. Currently, these systems are proving useful for unit process development and device prototyping purposes.
For device manufacturing, one of the major technical challenges remains the fabrication of full-field 1ϫ templates with commercially viable write times. Recent progress in the writing of sub-40-nm patterns using commercial variable shape e-beam tools and nonchemically amplified resists has demonstrated a very promising route to realizing these objectives, and in doing so, has considerably strengthened imprint lithography as a competitive manufacturing technology for the sub-32-nm node. 5 Here we report the first imprinting results from sub-40-nm full field patterns, using Samsung's a͒ current flash memory production device design. The fabrication of the template is described and the resulting critical dimension ͑CD͒ control and uniformity are discussed, along with image placement results. The imprinting results are also described in terms of CD uniformity, and linewidth roughness ͑LWR͒. Finally a follow-up experiment was run to understand whether the process could be extended down to half pitches as small as 32 nm. Both template results and imprint results are reported.
II. EXPERIMENTAL DETAILS
To generate the template, patterns were exposed using 50 keV variable shaped beam pattern generators. ZEP520A resist was chosen as the positive imaging resist. After development, the chromium and fused silica were etched using thography and a mesa etch process, followed by a dice and polish step were employed to create a finished 65 ϫ 65 mm 2 template. 6 The pattern chosen for full-field evaluation was a 38 nm half pitch NAND flash gate layer provided by Samsung Electronics. The patterned area consisted of repeating core, a repeating periphery, and nonrepeating test chips. The approximate device size was 18ϫ 30 mm 2 . Key elements of the repeating core are the dense 38 nm lines and the transition regions to larger pitches at right angles to the primary pattern. This is best illustrated in the lower right hand corner of Fig. 2 . Write time of the imprint mask was approximately 10 h.
Imprinting of the template pattern was performed by using a Molecular Imprints Imprio 250 imprint tool. A dropOn-demand method was employed to dispense the photopolymerizable acrylate based imprint solution in field locations across a 300 mm silicon wafer. The template was then lowered into liquid contact with the substrate, displacing the solution and filling the imprint field. UV irradiation through the back side of the template cured the acrylate monomer. The process was then repeated to completely populate the substrate. Details of the imprint process have previously been reported. 7 CD and LWR measurements were performed two different ways. In the first case, high resolution scanning electron microscopy ͑SEM͒ images were taken with a JEOL JSM-6340F field emission cold cathode SEM equipped with a tungsten emitter. The accelerating voltage can be varied from 0.5 to 30 kV. The system has intrinsic 1.2 nm resolution capability at 15 kV accelerating voltage, and 2.5 nm at 1 kV. CD, linewidth roughness, and line edge roughness ͑LER͒ data were then extracted offline using the SIMAGIS® automated image metrology software suite from Smart Imaging Technologies. 8 For the analysis of within wafer uniformity and wafer-to-wafer uniformity, an AMAT NanoSEM was used to collect information on CD, LWR, and LER. The beam accelerating voltage was 500 V. The length of a line scan was 1 m, and 512 scans were performed.
III. RESULTS

A. Full field template fabrication and characterization
The template was written using a high resolution ZEP520A resist process. A multipass writing strategy was employed to compensate for the low resist sensitivity. It is important to note that the write times were still reasonable ͑ϳ10 h͒ when compared to a 4X photomask counterpart. This an expected result, due primarily to the reduced writing area and no requirement for optical proximity correction. Previously published results on two different 32 nm patterns have demonstrated a reduction in write time ͑relative to a 4ϫ photomask͒ of 1.2ϫ to 3ϫ. 5 A brief analysis of the template was done after the fused silica etch, but before the chromium was stripped. Pattern fidelity is illustrated in Fig. 3 . The 38 nm half pitch lines are well resolved. The spaces measure 33.1 nm and the 3 variation for five locations was 2.2 nm. The linewidth roughness measurements on the template ranged from 3.9 to 5.1 nm, FIG. 5 . In order to determine field-to-field and wafer-to-wafer variations, 18 measurements were made within a field, at three field locations ͑marked with an "X" in the figure͒, across a four wafer set.
3. It should also be noted that, although no pattern optimization was done in the nonrepeating test areas, several of the test patterns were resolved below 38 nm.
A set of nine metrology marks were also included in the pattern, in order to determine image placement. An LMS IPRO II metrology system was used to read the nine marks. The 3 variation in x and y, was extremely low: 1.6 and 2.6 nm, respectively. For future templates, a larger set of marks will be measured in an attempt to verify these results.
B. Imprint results
The template was used to imprint the device on 300 mm wafers. The resulting imprints are shown in Fig. 4 . Figure  4͑a͒ depicts a low magnification image of the gate layer. All patterns were clearly resolved, including both the 38 nm half pitch lines and the right angle transition regions. Figure 4͑b͒ shows a larger magnification of the same region. 30°tilted views show the resolution of both regions described above. The 38 nm lines have a profile close to 90°, and there is very little linewidth roughness observed. A SIMAGIS calculation of the features in Fig. 4͑c͒ yields a CD of 39.6 nm and LWR of only 3.7 nm, 3. Figure 4͑d͒ depicts a magnified view of the well defined corner regions. SIMAGIS software was also used to measure in field CD uniformity. Eighteen locations were measured in the core area. Each location used eleven lines to determine CD. As a result a total of 198 lines were measured. The mean CD was 41.9 nm with a three sigma variation of 2.13 nm. LWR was 3.56 nm, 3.
Field-to-field and wafer-to-wafer uniformity was measured using an AMAT CD SEM. Nine measurements were made per repeating device core, for a total count of 18 measurements per field. Three fields were measured per wafer across a four wafer set ͑See Fig. 5͒ . The field-to-field 3 variation was only 3.17 nm and corresponding wafer-towafer variation was only 0.51 nm ͓less than measurement repeatability of the CD SEM ͑ϳ1 nm͔͒. The average LWR and LER values were 3.76 and 2.39 nm, respectively.
C. 32 nm test patterns: Template fabrication
To determine best resolution, a second plate was written with patterns as shown in Fig. 6 . In addition to more conventional line/space and hole arrays, Metall-like and CMOS test array patterns were included and are depicted in the bot-FIG. 8. Imprint results for several 32 nm patterns: ͑a͒ lines, ͑b͒ holes, ͑c͒ metall, and ͑d͒ CMOS test pattern. In some cases, the 28 nm half pitch lines ͑not pictured͒ were also resolved.
tom of the figure. Minimum half pitch for most patterns was 32 nm, and for the case of lines and holes, 28 nm half pitch features were also included.
The results for both lines and holes are shown in Fig. 7 . The SEM images depict clear resolution of the 32 nm patterns. Uniformity, shown on the bottom half of the figure was also mapped across a 20ϫ 20 mm 2 area. Three sigma values of 3.22 and 4.29 nm were obtained for lines and holes, respectively.
D. 32 nm test patterns: Imprint results
The template was used to imprint on 200 mm wafers and the initial results are quite promising. Pictured in Fig. 8 are several different 32 nm patterns. It should also be noted that, in some cases, the 28 nm half pitch lines were resolved. The process window appears small, however, for 28 nm, and e-beam resist exposure conditions will need to be optimized. Further studies are also required to better understand the process window and CD uniformity for all feature types and sizes.
IV. CONCLUSION
Previous results in fabricating imprint masks using variable shape beam generators were limited in resolution, primarily through the use of fast chemically amplified resists. By applying a high resolution ZEP520A resist process, a 38 nm half pitch NAND flash gate level template was successfully fabricated. Resolution, CD uniformity, and image placement were excellent across the full field. Mix and match tests ͑not shown in this paper͒ demonstrated overlay better than 30 nm, 3. Further exposures have now demonstrated the ability to extend the process to dimensions of 32 nm. Next steps include further improvements in both resolution and overlay in order to address 22 nm half pitch circuitry.
